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KAJIAN TENTANG KESAN PENYEPUHLINDAPAN KE ATAS FILEM 
NIPIS CeO2 PADA SUBSTRAT SILIKON JENIS-P DAN SILIKON KARBIDA 
JENIS-N 
 
 
ABSTRAK 
 
 Filem nipis serium oksida (CeO2) telah didepositkan di atas substrat silikon 
(Si) dan silikon karbida (SiC) melalui teknik pemercitan frekuensi radio magnetron. 
Kesan penyepuhlindapan pada suhu yang berbeza (400, 600, 800 dan 1000
o
C) di 
dalam persekitaran argon (Ar) selama 30 minit telah dikaji ke atas substrat Si jenis-p 
dan SiC jenis-n. Ketebalan filem nipis CeO2 pada substrat Si dan SiC adalah dalam 
lingkungan 30 to 40 nm. Mikroskop imbasan electron dan mikroskop daya atom 
menunjukkan bahawa kedua-dua filem nipis CeO2 pada substrat Si dan SiC bebas 
daripada kecacatan fizikal dan kekasaran permukaan menurun dengan peningkatan 
suhu penyepuhlindapan. Corak pembelauan sinar-x (XRD) menunjukkan berlakunya 
fasa CeO2 dengan empat orientasi pembelauan [(111), (200), (220) dan (311)] dengan 
lebih memilih arah orientasi (200) untuk semua sampel sistem CeO2/Si. Bagi sistem 
CeO2/SiC, XRD telah menunjukkan kehadiran fasa CeO2 dengan dua orientasi 
pembelauan [(111) dan (220)] dengan lebih memilih ke arah orientasi (111). 
Pengukuran kapasitan-voltan dan arus-voltan dilakukan untuk menyiasat sifat 
elektrik kapasitor Al/CeO2/Si dan Al/CeO2/SiC. Keputusan menunjukkan CeO2 yang 
telah disepuhlindap pada suhu 1000
o
C bagi kedua-dua substrat Si dan SiC 
menunjukkan kebocoran arus yang rendah dan kegagalan medan dielektrik yang 
tinggi.  
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STUDIES OF THE EFFECT OF POST DEPOSITION ANNEALING TO THE 
CeO2 THIN FILM ON P-TYPE SILICON AND N-TYPE SILICON CARBIDE 
SUBSTRATES 
 
 
ABSTRACT 
 
Cerium Oxide (CeO2) thin film has been deposited on silicon (Si) and silicon 
carbide (SiC) substrates using a radio frequency magnetron sputtering technique. The 
effect of post deposition annealing at different temperatures (400, 600, 800 and 
1000
o
C) in argon (Ar) ambient for 30 minutes has been investigated on p-type Si and 
n-type SiC substrates. The thickness of the CeO2 thin films on Si and SiC substrates 
are in the range of 30 to 40 nm. Field emission scanning electron microscopy and 
atomic force microscopy show that both CeO2 thin films on Si and SiC substrates are 
free of physical defects and the root mean square surface roughness are decreasing as 
the annealing temperature increases. X-ray diffraction (XRD) pattern indicates the 
occurrence of CeO2 phase with four diffraction orientation [(111), (200), (220), and 
(311)] with the preferred orientation of (200) for all the investigated samples in 
CeO2/Si system. For CeO2/SiC system, XRD reveals the presence of CeO2 phase 
with two diffraction planes [(111) and (220)] with preferred orientation of (111). 
Capacitance-voltage and current-voltage measurements are performed to investigate 
the electrical properties of Al/CeO2/Si and Al/CeO2/SiC capacitors. The result shows 
that the CeO2 annealed at 1000
o
C on both Si and SiC substrates have the lowest 
leakage current and the highest dielectric breakdown field. 
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CHAPTER 1 
INTRODUCTION 
 
1.1 Research background  
In the past few decades, silicon (Si) based metal oxide semiconductor (MOS) 
devices have achieved superior advancement in terms of better fabrication 
techniques, high material quality and great device design in leading the 
microelectronic industry. Nevertheless, Si based MOS devices have limitation in 
terms of their ability to block high voltage, capability to withstand high electric field 
and demonstrate low leakage current density (Ranbir, 2006). To overcome these 
limitations of Si technology, efforts to find a replacement for Si with wide band gap 
semiconductors have been initiated. Of various wide band gap semiconductors, 
silicon carbide (SiC) is widely explored for application in high power devices due to 
its excellent properties (Moon et al., 2010; Lim et al., 2010; Palmieri et al., 2008). 
 
SiC, which is chemically, mechanically and thermally more stable than Si, 
offers great prospects in the development of high power, high frequency and high 
temperature devices when compared to those devices based on Si (Moon et al., 2010; 
Lim et al., 2010; Palmieri et al., 2008). Table 1.1 shows the properties of SiC 
compared with Si in terms of the dielectric constant (k), band gap, thermal 
conductivity, breakdown field strength and high electron saturated drift velocity. 
From Table 1.1, one can see that the breakdown field and the band gap of the SiC are 
4 times and 3 times larger than Si, respectively. The dielectric and thermal 
conductivity value of SiC are also higher than those of Si. Additionally, a stable 
native silicon oxide (SiO2) can be grown on top of SiC by thermal oxidation, similar 
2 
 
to Si (Moon et al., 2010; Mahapatra et al., 2009; Palmieri et al., 2008). These 
excellent properties have enabled SiC to become the preferred choice, as it can be 
used as a substrate for high power based devices.  
 
Table 2.1: Material properties between Si and SiC 
 
Material Property Silicon Carbide 
(SiC) 
Silicon 
(Si) 
References 
Dielectric Constant (k) 10 3.9 (Tanner et al., 2007) 
 
Band Gap (eV) 3 1.1 (Lim et al., 2010; 
Robertson, 2004) 
 
Thermal Conductivity 
(W/cm-K) 
4.9 1.4 (Palmieri et al., 2008) 
 
Breakdown field 
strength (MV/cm) 
4 0.3 
 
 
(Palmieri et al., 2008) 
 
Electron saturated drift 
velocity (x 10
7
cm s
-1
) 
 
2 1 (Palmieri et al., 2008) 
 
 
 
Three main concerns are necessary to ensure the high performance of SiC 
MOS power devices; namely breakdown voltage (VB), leakage current density (J) 
and operating temperature. These concerns are governed mainly by the gate 
dielectric sandwiched between a gate electrode and the SiC substrate as it may affect 
the performance and reliability of the device (Lori et al., 1999). The gate dielectric 
which forms between a gate electrode and SiC substrate must show great electrical 
properties such as low J, high VB, high electrical field (E) and can withstand high 
operating temperature (> 600
o
C) (Moon et al., 2010; Weng et al., 2006).  
 
Radio frequency (RF) magnetron sputtering technique is a well known 
method in the field of thin film deposition technology. The RF magnetron sputtering 
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deposition technique is a process whereby an atom on the surface of a solid target is 
ejected due to the oxide target being bombarded by an inert plasma or a metal target 
being bombarded by an energetic particle (Wong et al., 2010). This deposition 
technique can provide a large deposition area within a short period and it is 
inexpensive (Swaroop et al., 2008; Lee et al., 2004). 
 
1.2 Problem statement 
Currently, the best gate oxide used in SiC based MOS devices is nitrided 
SiO2 (Lim et al., 2010; Moon et al., 2010; Ranbir, 2006). However, there are still 
some problems which are preventing large scale usage of nitrided SiO2 as a gate 
dielectric (Moon et al., 2010; Cheong et al., 2007). The three main problems are high 
dielectric semiconductor interface trap density (Dit), high J and relatively low k of the 
material. Due to the k value of SiO2 (k = 3.9) is much lower when compared with 
SiC (k = 10), the E across the SiO2 layer is 2.5 times higher than that in SiC (Tanner 
et al., 2007; Cheong et al., 2007). This indicates that the MOS device can only 
operate at E far below the breakdown field of SiC. Thus, the advantages of high E of 
SiC can be employed. 
 
Over the past decades or so, many researchers have focused on finding 
solutions to overcome these issues. One approach to overcome this issue is to replace 
the existing low k nitrided SiO2 with a high k dielectric material. Lately, numerous 
high k gate dielectric materials such as Al2O3 (Cheong et al., 2007; Avice et al., 
2005), oxidized Ta2Si (Perez et al., 2004; Perez et al. 2006), TiO2 (Weng et al., 2009; 
Weng et al., 2006), Gd2O3 (Fissel et al., 2006), HfO2 (Cheong et al., 2007; Wolborski 
et al., 2007), AlN (Olszyna et al., 2001; Tin et al., 1997; Aboelfotoh et al., 1996), 
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AlON (Wolborski et al., 2009; Hosoi et al., 2009), CeO2 (Lim et al., 2010), La2O3 
(Moon et al., 2006) and Pr2O3 (Henkel et al., 2008; Goryachko et al., 2004) have 
been investigated on SiC based MOS devices using various deposition techniques. In 
order to explore promising candidates for high k dielectric material, three important 
aspects need to be considered when selecting a high k dielectric material such as 
dielectric material properties, gate structure and the dielectric material fabrication 
process itself (Robertson, 2004; Wild et al., 2001).  
 
Among all the high k dielectric materials studied thus far, cerium oxide 
(CeO2) appears as a strong potential candidate to replace nitride SiO2. CeO2 is 
considered as a good high k dielectric material because it shows novel material 
properties such as large band gap (~ 6 eV) (Ta et al., 2008), high dielectric constant 
(k = ~ 23-52) (Chiu, 2008; Yamamoto et al., 2005) and a high refractive index (n = 
2.2-2.8) (Chiu, 2008; Barreca et al. 2003).  
 
 In general, electrical properties of a high k dielectric can be improved by 
performing a post deposition annealing process (PDA) (Quah et al., 2010; Lim et al., 
2010; Fukuda et al., 1998; Pan et al., 2008). The scheme of PDA, namely 
temperature, ambient and time must be well controlled and optimized in order to 
obtain the necessary improvement. The positive effect of PDA has been reported in 
many papers such as in metal-organic decomposed (MOD) CeO2 thin film on n-type 
Si and SiC in argon (Ar) ambient (Lim et al., 2010; Quah et al., 2010), oxidation of 
sputtered ZrO2 thin film on n-type SiC (Kurniawan, 2009) and in reactive sputtered 
Sm2O3 thin film on Si (Pan et al., 2008). 
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In this work, the RF magnetron sputtering technique has been used to deposit 
the CeO2 thin film on Si and 4H-SiC substrates respectively. Then, PDA was 
performed to improve the physical and electrical properties of CeO2 thin film. Up to 
date, the characteristics of RF magnetron sputtered CeO2 thin film on Si and SiC 
substrate at different PDA temperatures in Ar ambient has yet to be investigated. 
Therefore, the effects of different PDA temperatures (400, 600, 800 and 1000
o
C) in 
Ar ambient on the electrical and physical properties have been investigated 
systematically.  
 
1.3 Objectives of the research 
The main aim of this research is to investigate deposited CeO2 thin films on 
Si and SiC substrates by RF magnetron sputtering technique. Several objectives are 
selected to achieve this purpose are listed below: 
 
 To investigate the effect of the PDA temperatures (400, 600, 800 and 
1000
o
C) in Ar ambient on CeO2 thin films deposited on Si and SiC substrates. 
 To perform suitable physical and electrical characterizations on the properties 
of the CeO2 thin films on Si and SiC substrates. 
 
1.4 Scope of the study 
In this study, the RF magnetron sputtering technique is selected to deposit 
CeO2 thin films on Si and SiC substrates. The effect of PDA temperatures (400, 600, 
800 and 1000
o
C) in Ar ambient for 30 minutes is studied systematically. PDA more 
than 1000
o
C is not performed in this work due to it may cause surface 
reconstructions on the SiC surfaces (Harris et al., 1997). At temperature more than 
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1000
o
C The Si will have a tendency to decompose from SiC and cause the 
graphitization (Harris et al., 1997). This happen may degrade the quality of the SiC 
surface.  Thus, the performance of the MOS devices may be influenced by the 
graphitization. 
 
The physical characterization are carried out by analysis the surface 
morphology, root mean square (RMS) surface roughness, surface topography and the 
orientation of the CeO2 thin films. Meanwhile, the electrical characterization of CeO2 
thin films are conducted by analysis the capacitance-voltage (C-V) curve, flat band 
voltage shift (∆VFB), effective oxide charge (Qeff), interface trap density (Dit), total 
interface trap density (Dtotal), dielectric constant (k), leakage current density-voltage 
(J-V) curve, leakage current density-electric field (J-E) curve and the barrier height 
(ΦB). 
 
1.5 Thesis organization 
  This thesis is organized into five main chapters. Chapter one (introduction) 
briefly introduces the research background, problem statement, objectives of the 
research and scope of the study. Chapter two (literature review) discusses the 
theoretical background of this research. Chapter Three (materials and methodology) 
presents the materials and instruments used to produce the CeO2 thin films on Si and 
4H-SiC substrates, explains the experimental procedures and the characterization 
techniques that are used to conduct in this research. Chapter four (results and 
discussions) elucidates the results obtained from the experimental work and 
discusses the outcome of the results. Chapter five (conclusion and recommendation) 
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presents the conclusion of the results obtained in this research. The recommendations 
for further studies also are included in this chapter. 
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CHAPTER 2 
LITERATURE REVIEW 
 
2.1 Metal oxide semiconductor (MOS) capacitor 
2.1.1 Introduction 
MOS structure consists of three layers, which are gate oxide, semiconductor 
substrate and metal contact layer. MOS structure is one of the useful devices and 
widely used as a core structure in electronic devices (Schroder, 2006; Donald, 2006). 
Furthermore, MOS capacitor is extensively used as a device to study the electrical 
and physical properties of the MOS based devices (Sze et al., 2007). Figure 2.1 
presents the structure of MOS capacitor, which consists of an oxide layer that acts as 
gate dielectric, a semiconductor that acts as substrate and a metal layer that acts as 
gate electrode.  
 
 
 
  
 
 
 
 
 
 
 
Figure 2.1: Metal oxide semiconductor (MOS) capacitor (Sze et al., 2007). 
Vg 
Metal gate Oxide layer 
Back metal gate Ground 
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2.1.2 Operation of the MOS capacitor 
 The energy band diagram of ideal MOS capacitors without any bias is shown 
in Figure 2.2. The ideal MOS capacitor has the following properties such as: (1) the 
oxide layer acts as a perfect insulator with no current flowing through the oxide layer 
under all biasing conditions/resistivity of the oxide layer is infinite (Sze et al., 2007).; 
(2) no charges exist in oxide layer or at the interface between oxide/semiconductor 
and (3) the metal gate must be thick enough to act as conduction region under all 
biasing conditions (Sze et al., 2007; Schroder, 2006). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
 
 
 
Figure 2.2: Energy band diagram for an ideal n-type MOS capacitor at Vg = 0 V (Sze 
et al., 2007).  
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Figure 2.3: Energy band diagram for an ideal n-type MOS capacitor under 
accumulation condition (Sze et al., 2007). 
 
 
 
 
 
 
 
 
 
 
 
 
  
 
 
 
 
 
 
Figure 2.4: Energy band diagram for an ideal n-type MOS capacitor under depletion 
condition (Sze et al., 2007). 
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Figure 2.5: Energy band diagram for an ideal n-type MOS capacitor under inversion 
condition (Sze et al., 2007). 
 
 When an ideal n-type MOS capacitor is applied with positive bias (Vg > 0), 
an accumulation condition is obtained. Positive charges are occurs on the metal gate 
area due to Vg > 0. In this condition, the Fermi energy (EF) of semiconductor 
substrate is higher than the EF of a metal gate layer. Hence, the valence band edge 
(EV) bends upward and is closer to the EF (Figure 2.3). There are great amount of 
electrons (majority carrier) located near the interface of oxide/semiconductor in this 
condition.  
 
When an ideal n-type MOS capacitor is applied with small negative bias (Vg 
< 0), a depletion condition is obtained. Small amount of the negative charge occurs 
on the metal gate area due to Vg < 0. In this condition, EV bends downward (Figure 
2.4). This occurs owing to EF of the semiconductor substrate is lower than the EF in 
metal gate. Under this condition, the majority carrier (electron) that is located near 
EF 
EF 
EI 
EV 
EC Vg < < 0 
Metal Oxide Semiconductor 
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the oxide/semiconductor interface is less than the doping concentration of the 
semiconductor (Sze et al., 2007). 
 
As a larger negative bias is applied to n-type MOS capacitor (Vg << 0), 
inversion condition appears (Figure 2.5). In this condition, the amount of the holes 
(minority carrier) is larger than the electrons (majority carrier) near the interface of 
oxide/semiconductor. The EF of the semiconductor substrate becomes lower than the 
EF in the metal gate as compared to that of depletion condition (Sze et al., 2007). 
 
2.2 Development of the gate oxide on MOS based device 
2.2.1 Needs of high k dielectric on SiC substrate 
The limitations of SiO2 gate on SiC have prompted the search of an 
alternative gate dielectric in order for high power MOS devices to be operated near 
the breakdown field of SiC. The blocking voltage of SiO2/SiC devices is limited by 
the gate dielectric breakdown field instead of the SiC breakdown field (Lim et al., 
2010; Tanner et al., 2007; Cheong et al., 2007). The most promising approach to 
address this issue is by replacing the relatively low k SiO2 with a high k dielectric 
material. The requirements of selecting a high k dielectric material deposited on SiC 
substrate will be reviewed in the next subsection. 
 
2.2.2 High k dielectric requirements 
Three important aspects need to be considered when selecting a high k 
dielectric material, namely: dielectric material properties, gate structure and 
dielectric material fabrication process (Robertson, 2004; Wilk et al., 2001). These 
three aspects may eventually influence the electrical and electronic performance of a 
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MOS device. Table 2.1 shows key requirements of three important aspects while 
Figure 2.6 shows the correlation between 3 main aspects with the electrical and 
electronic performance of the MOS device and their key requirements.  
 
Table 2.1: Key requirements of three important aspects. 
 
Aspect Key Requirements Reference 
Dielectric 
material 
properties 
- High k dielectric value  
(~ 10 to 30) 
- High band offset with SiC 
- Wide band gap 
- Thermodynamic and 
kinetic stable at the gate 
stack interface 
- Have good interface 
quality 
   
Robertson, 2004;  
Wilk et al., 2001; 
Chin et al., 2011 
Gate 
structure 
- Structure A: single layer 
(eg: CeO2/SiC) 
- Structure B: stacking layer  
(eg: HfO2/SiO2/SiC)  
- Structure C: stacking layer  
(eg: PrXOY/AlON/SiC) 
- Structure  D: stacking 
layer  
      (eg: Al2O3/SiN/SiO2/SiC) 
 
Moon et al., 2010; 
Lim et al., 2010; 
Cheong et al., 2007; 
Henkel et al., 2008 
 
Dielectric 
material 
fabrication 
process 
- Deposition technique 
- Oxidation condition 
- Thermal annealing process 
 
Lim et al., 2010; 
Tanner et al., 2007; 
Perez et al., 2004; 
Moon et al., 2006; 
Zhao et al., 2006 
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Figure 2.6: Correlation between the 3 main aspects with electrical and electronic 
performance of MOS devices and its key requirement. 
 
Based on Table 2.1, the new high k dielectric material must show an excellent 
material property such as high k dielectric value, wide band gap, and large band 
offset with SiC, thermodynamic and kinetically stable with the gate stack interface 
and a good interface quality. All these key requirements are important when selecting 
a promising high k dielectric material. 
 
There are four types of gate structure that have been reported (Figure 2.7). 
Structure A consists of a single layer of high k dielectric material directly deposited 
on SiC substrate (high k dielectric/SiC). Structures B and C both are structures with 
stacking layers on SiC, with structure B having a high k dielectric material deposited 
on a thermally grown SiO2 on SiC. The grown SiO2 acts as a buffer layer on SiC 
(high k dielectric material/SiO2/SiC). For structure C, the high k dielectric material is 
used as a buffer layer instead of using SiO2 (high k dielectric material/high k 
dielectric material/SiC). Structure D consists of 3 layers (high k dielectric 
Material  
Property 
Gate 
Structure 
Dielectric 
Material 
Fabrication 
Process 
Electrical and electronic 
performance of MOS device 
(Robertson, 2004; Wilk et al., 2001) 
 
Key Requirements:  
~ Low leakage current density 
~ High Breakdown voltage 
~ Equivalent or higher capacitance 
value compare with the existing 
SiO2/SiC structure 
~ High electric breakdown field 
~ Low hysteresis value, low interface 
trap densities and small flat band 
voltage shift 
 
 
Influence  
15 
 
material/reaction barrier layer (RBL) (SiN)/SiO2) on top of a SiC substrate, which 
Figure 2.7 illustrates four kinds of the gate structure. 
  
Structure A 
 
Structure B Structure C Structure D 
High k/SiC High k/SiO2/SiC High k/High k/SiC High k/RBL/SiO2/SiC 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Hoong et al., 
2009 
Cheong et al., 
2007 
Henkel et al., 2008 Moon et al., 2010 
 
Figure 2.7: Schematic diagram of four different MOS gate structure. 
 
The dielectric material must be able to be produced by a main stream MOS 
processing technology. The deposition, oxidation techniques and annealing receipts 
are among the three key requirements in producing a good layer of high k dielectric 
material. To ensure the deposited high k dielectric material shows an excellent 
property, critical understanding (chemical reaction and process fabrication) of each 
deposition technique is needed. Different deposition techniques may affect crystal 
structures, interface quality and electrical performance of a high k dielectric material. 
The papers presented by the researchers (Weng et al., 2009; Wolborski et al., 2009; 
Hoong et al., 2009; Lim et al., 2010) indicated that the thermal annealing could 
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16 
 
improve electrical performance of a device and reduced the electrical defects of the 
deposited high k dielectric material.  
 
The electrical and electronic performances of a MOS device are deeply 
influenced by the three aspects stated above, as illustrated in Figure 2.6. The MOS 
device deposited with a selected high k dielectric material must show a low J (to 
avoid power consumption and gate oxide reliability), high E and VB (maximize the 
use of SiC substrate for high power application), have equivalent or higher 
capacitance value than SiO2/SiC structure and less electrical defects (Mahapatra et 
al., 2009; Cheong et al., 2007; Tanner et al., 2007; Robertson, 2004; Zhao et al., 
2006). In the next sub-section, the high k dielectric materials deposited on SiC 
substrate by various deposition techniques, oxidation and annealing condition will be 
discussed. 
 
2.2.3 Alternative high k dielectric materials as gate oxide on SiC substrate 
In the past few years, there have been extensive works and developments on 
high k dielectric material on SiC substrate. Many engineering journals, technical 
papers and technical conferences had reported various high k dielectric materials on 
SiC substrate using various deposition techniques. This demonstrated the importance 
of high k dielectric material in the future to replace existing SiO2/SiC structure in 
MOS devices. The selected high k dielectric material must fulfil the key 
requirements illustrated in Table 2.1 before it can be considered as a good high k 
dielectric material used on SiC substrate. In this section, the deposition techniques, 
annealing condition and electrical characteristics of various high k dielectric 
materials on SiC are elucidated. The high k dielectric materials discussed below as 
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promising candidates to replace SiO2 layer on SiC are tantalum pentoxide (Ta2O5), 
aluminum oxide (Al2O3), aluminum oxynitride (AlON), aluminum nitride (AlN), 
hafnium oxide (HfO2), gadolinium oxide (Gd2O3), lanthanum oxide (La2O3), 
titanium oxide (TiO2), cerium oxide (CeO2) and praseodymium oxide (Pr2O3).  
 
2.2.3.1  Tantalum Pentoxide (Ta2O5)  
Ta2O5 is considered as a valuable candidate as high k dielectric material to 
replace SiO2 due to its excellent material properties such as high k dielectric constant 
(25-57) (Perez et al., 2004; Zhao et al., 2006) and have good thermal and chemical 
stabilities (Zhao et al., 2006). Moreover, Ta2O5 also demonstrated good result as 
dielectric used in dynamic random access memories (DRAM) as well as gate 
dielectric material on Si system (Perez et al., 2004; Zhao et al., 2006). 
 
Based on Zhao et al. (2006) work, the Ta2O5 (~ 60 nm) was sputtered on 4H-
SiC using pulse DC magnetron sputtering system. This process took place by 
sputtering the tantalum target in a chamber with mixture of pure Ar and O2 gases at 
room temperature. After the deposition process, the sample was subjected to 
annealing process (O2 at 900
o
C for 30 minutes). Two gate structures were fabricated 
in this work (Ta2O5/4H-SiC and Ta2O5/SiO2/4H-SiC). Results obtained in this work 
demonstrated that the Ta2O5/4H-SiC structure showed high leakage current density 
(J) as compared with Ta2O5/SiO2/4H-SiC structure. This happened owing to the 
small band gap of Ta2O5 that resulted in a small band offset between the Ta2O5 and 
4H-SiC which eventually caused large J. Besides that, the Ta2O5/SiO2/4H-SiC 
structure that went through the annealing process obtained small hysteresis, small 
amount of slow trap density (STD), small flat band voltage shift (∆VFB) and interface 
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trap density (Dit) as compared to the as-deposited structure. This indicated that the 
annealing process was able to reduce the defects on the oxide layer and improved the 
quality of the Ta2O5/SiO2 interface.  
 
Perez-Tomas et al. (2004) produced the Ta2O5 layer by sputtering the Ta2Si 
target to deposit a thin layer of Ta2Si on the 4H-SiC surface and then oxidized in 
pure O2 ambient at various temperatures [750 & 850
o
C (120 minutes),  950
o
C (90 
minutes) and 1050
o
C (60 minutes)]. Annealing process was done on the samples 
oxidized at 850 and 950
o
C (N2 ambient at 950 and 1050
o
C). According to the AFM 
result obtained in this work, the surface roughness of the Ta2O5 layer decreased as 
the oxidation temperature increased. The k obtained in this work was ~ 20. In this 
work, sample that was oxidized at 850
o
C and annealed at 950
o
C (60 minutes) and 
annealed again at 1050
o
C (60 minutes) had the lowest Dit value if compared with 
other annealed sample (just annealed once at 950
o
C ). This demonstrated that high 
temperature annealing initially reduced the defects in the oxide layer and improved 
the reliability of the oxide layer. Furthermore, this work also demonstrated that 
thermal oxidation of Ta2Si as a promising alternative method to produce Ta2O5 layer 
on 4H-SiC substrate. 
 
Another work was reported by Perez-Tomas et al. (2006) using the same 
technique stated above to deposit a Ta2Si thin layer. In this work, Perez-Tomas 
studied the effects of oxidation ambient (O2 and N2O) and oxidation time (5 minutes 
and 60 minutes) for Ta2Si layer on 4H-SiC at 1050
o
C. Sample oxidized at O2 
ambient with longer time (60 minutes) had the best electrical characteristics as 
compared with another 2 samples (O2 and N2 ambient with 5 minutes oxidation 
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time). Sample with longer oxidation time (60 minutes) in O2 ambient demonstrated 
lowest Dit and J, small ∆VFB and highest VB and E as compared with others samples. 
As conclusion, the performance of oxidation in O2 was better than in N2O 
environment under same annealing condition while sample with longer oxidation 
time in O2 ambient showed less interface defects in the oxide layer due to good 
electrical characteristics.  
 
 Investigation of direct sputtered Ta2Si on 4H-SiC or SiO2/4H-SiC structure 
was reported by Perez-Tomas et al. (2008). 50 nm thick Ta2Si thin layer had been 
deposited on 4H-SiC (O-Ta2Si) and SiO2 (SiO2/O-Ta2Si). After the deposition, 
samples were sent for oxidation process (O2 ambient at 1050
o
C for 60 minutes) 
followed by annealing process for 60 minutes at 950
o
C in Ar ambient. Both structure 
showed smooth surface obtained from AFM images. The O-Ta2Si structure showed 
lowest Dit value as compared with SiO2/O-Ta2Si structure whiles the lowest J value 
and highest breakdown voltage was gained by SiO2/O-Ta2Si structure.  
 
Figure 2.8 illustrates the comparison of leakage current density-voltage (J-V) 
characteristics of various experiments conducted by researchers. It can be noticed 
that research conducted by Perez et al. (2008) shows the lowest J and high VB as 
compared with other experiments.  
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Figure 2.8: Comparison on J-V characteristics of Ta2O5 on SiC substrate reported in 
literatures. The data obtained from literatures were adapted as accurately as possible 
using a linear approximation (Perez et al., 2005; Perez et al., 2006; Perez et al., 2008; 
Perez et al., 2006). 
 
Figure 2.9 presents Dit characteristics of Ta2O5 on SiC substrate reported by 
researchers. The Dit value obtained from researches were between 1 x 10
11
 cm
-2
 V
-1
 
and 1 x 10
12
 cm
-2
 V
-1
 at Ec-E = 0.5 eV. This indicated that the Ta2O3 demonstrated 
low Dit value when deposited on 4H-SiC and this eventually would help to improve 
the J and VB of the device. 
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Figure 2.9: Comparison on Dit characteristics of Ta2O5 on SiC substrate reported in 
literatures. The data obtained from literatures were adapted as accurately as possible 
using a linear approximation (Zhao et al. 2006; Perez et al., 2004; Perez et al., 2006; 
Perez et al., 2008). 
 
2.2.3.2  Hafnium Oxide (HfO2)  
HfO2 appears as attractive high k dielectric material to replace traditional 
SiO2 as gate oxide since it shows high dielectric constant (~ 20-25) (Tanner et al., 
2006) and demonstrated good electrical characteristics on Si system (Tanner et al., 
2006). Furthermore, many techniques can be used to deposit the HfO2 on the SiC 
substrate (Hoong et al., 2009; Tanner et al., 2006; Wang et al., 2008). 
 
 Hino et al. (2006) reported that HfO2 could be deposited on 4H-SiC using 
metal organic chemical vapour deposition technique (MOCVD). In this work, an 
effect of various deposition temperatures (190, 240, 280 and 400
o
C) on 
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characteristics of HfO2 was investigated. Low temperature deposition (190
o
C) of the 
HfO2 showed low J (> 10
-4 
A/cm
2
) as well as had low Dit (2 x 10
12
 eV
-1
 cm
-2
 at 0.2 
V) value when compared with the thermally grown SiO2/SiC structure. Additional, 
the X-ray photoelectron spectroscopy (XPS) result illustrated that less SiOx (x < 2) 
bonds were obtained from sample deposited at 190
o
C as compared with sample 
deposited at 400
o
C.  
 
 Based on the paper presented by Wolborski and co-researchers (Wolborski et 
al., 2007), HfO2 was deposited directly on 4H-SiC substrate and on thermally grown 
SiO2/4H-SiC structure using atomic layer deposition (ALD) technique at 250
o
C. 
Thicknesses of thermally growth SiO2 were 8 nm and 13 nm, respectively. The 
stacking structure (HfO2/SiO2/4H-SiC) demonstrated better results as compared with 
the single structure (HfO2/4H-SiC). The highest electric breakdown field was 
achieved by stacking structure with 8 nm SiO2 (6.6 MV/cm) as compared with 13 nm 
SiO2 (4.0 MV/cm) and single structure (6.2 MV/cm). This indicated that the 
thickness of the SiO2 buffer layer used must be less than 13 nm to achieve better 
electrical performance. However, the result shows that the stacking structure was not 
suitable to be used for high temperature. This was due to when operated at 
temperature more than 400
o
C; a reaction between SiO2 and HfO2 was performed at 
this temperature and eventually would affect the electrical performance of the device. 
Nevertheless, the successful of the good quality SiO2/SiC interface had reduced the 
Dit and J. 
 
Sol-gel spin on coated HfO2 thin film on 4H-SiC was reported by Wang and 
Cheong (Wang et al., 2008). The effect of different annealing temperatures (550, 750 
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and 850
o
C) in Ar ambient for 30 minutes on physical and electrical characteristics of 
HfO2 was studied. As the annealing temperature increased from 750
o
C to 850
o
C, a 
phase transformation from monoclinic phase HfO2 to orthorhombic phase HfO2 was 
observed from XRD. The refractive index obtained in this work ranged from 1.83 to 
2.13. Sample annealed at 700
o
C revealed best device performances owing to lowest J 
and Dit value, highest refractive index and k as compared another two annealed 
samples. Vice versa, the sample annealed at 850
o
C demonstrated worst oxide 
reliability.  
 
Electrical characteristics of the HfO2 thin film on 4H-SiC deposited using sol-
gel spin on coating technique at different annealing temperatures (850, 950 and 
1050
o
C) for 30 minutes in forming gas (5% H2 in 95% N2) had been investigated by 
Hoong and Cheong (Hoong et al. 2009). All samples demonstrated negative ∆VFB 
indicated the occurrence of positive effective oxide charge (Qeff) in the oxide layer. 
Sample annealed at 850
o
C demonstrated the lowest total interface trap density (Dtotal) 
and Dit value. This eventually influenced the J value, in which sample with the lowest 
annealing temperature (850
o
C) had the least J value. Results obtained in this work 
show that, J value increased as the annealing temperature increased.  
 
Interface and carrier transport behavior in Al/HfO2/SiC structure using 
electron beam deposition (E-Beam) technique was reported by Mahapatra and co-
authors (Mahapatra et al., 2009). In this study, a metallic Hf was evaporated by E-
Beam to produce a thick layer of HfO2 (25 nm) on SiO2/SiC structure. After 
deposition, sample was sent for oxidation (O2 for 60 minutes at 650
o
C). The Dit, 
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barrier height (ΦB) and oxide trap charge gained from this experiment were ~ 7 x 
10
11
 eV
-1 
cm
-2
 at Ec-E = 0.2 eV, ~ 1.5 eV and ~ 4.8 x10
11
 cm
-2
, respectively.  
 
 Cheong et al. (2007) investigated the electronic performance of stacking gate 
dielectric of HfO2/nitrided SiO2/4H-SiC. 13 nm HfO2 layer was deposited on nitrided 
SiO2/4H-SiC structure using ALD technique. 3 different thicknesses (2, 4 and 6 nm) 
of the nitrided SiO2 were formed between the HfO2 layer and 4H-SiC substrate. 
Stacking structure with different thickness of nitrided SiO2 showed low hysteresis 
and Qeff value as compared with single structure (HfO2/4H-SiC). This proposed that 
STD and ∆VFB in the stacking structure was much lower than the single structure. 
The improvement of stacking structure as compared with the single structure was a 
result of the difference in conduction band offset of HfO2/SiC and HfO2/SiO2/4H-
SiC. Among different thicknesses of the nitride SiO2 layer, nitrided SiO2 with 6 nm 
thick presented the lowest Dit, Dtotal and Qeff value and the highest dielectric 
reliability and E as compared with other stacking samples.  
 
 Figure 2.10 shows comparison on leakage current density-electric field (J-E) 
characteristics of HfO2 on SiC reported by researches. Research conducted by 
Cheong et al. (2007) illustrated the lowest J value and the highest E as compared 
with other works. It was observed that by applying a layer of SiO2 between the HfO2 
and SiC substrate, it could improve the electrical performance of the device as 
compared without the SiO2 layer.  
